Table of Contents
Advertisement
Figure 5-2: SRAM, External ROM, External I/O Access Timing (4/6)
CLKOUT (output)
A0 to A23 (output)
CSn (output)
RD (output)
UWR (output)
LWR (output)
D0 to D15 (I/O)
WAIT (input)
Remarks: 1. The circles
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4
150
Chapter 5 Memory Access Control Function
(d) During write (address setup wait, idle state insertion)
TASW
indicate the sampling timing.
Preliminary User's Manual U14913EE1V0UM00
T1
T2
TI
Address
Data
Advertisement
Table of Contents
